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Technology Focus: Data Acquisition
WRATS Integrated Data Acquisition System
This new system substantially improves tiltrotor aeroelastic test methods.
NASA Langley Research Center, Hampton, Virginia
The Wing and Rotor Aeroelastic Test
System (WRATS) data acquisition sys-
tem (DAS) is a 64-channel data acquisi-
tion display and analysis system specifi-
cally designed for use with the WRATS
1/5-scale V-22 tiltrotor model of the
Bell Osprey. It is the primary data ac-
quisition system for experimental aero-
elastic testing of the WRATS model for
the purpose of characterizing the aero-
mechanical and aeroelastic stability of
prototype tiltrotor configurations. The
WRATS DAS was also used during aero-
elastic testing of Bell Helicopter Tex-
tron’s Quad-Tiltrotor (QTR) design
concept, a test which received interna-
tional attention.  The LabVIEW-based
design is portable and capable of pow-
ering and conditioning over 64 chan-
nels of dynamic data at sampling rates
up to 1,000 Hz. The system includes a
60-second circular data archive, an in-
tegrated model swashplate excitation
system, a moving block damping appli-
cation for calculation of whirl flutter
mode subcritical damping, a loads and
safety monitor, a pilot-control console
display, data analysis capabilities, and
instrumentation calibration functions.
Three networked computers running
custom-designed LabVIEW software ac-
quire data through National Instru-
ments data acquisition hardware. 
The aeroelastic model (see figure)
was tested with the DAS at two facilities
at NASA Langley, the Transonic Dynam-
ics Tunnel (TDT) and the Rotorcraft
Hover Test Facility (RHTF). Because of
the need for seamless transition between
testing at these facilities, DAS is
portable. The software is capable of har-
monic analysis of periodic time history
data, Fast Fourier Transform calcula-
tions, power spectral density calcula-
tions, and on-line calibration of test in-
strumentation. DAS has a circular buffer
archive to ensure critical data is not lost
in event of model failure/incident, as
well as a sample-and-hold capability for
phase-correct time history data. The sys-
tem has an interface to drive TDT text
overlay display video monitors and an in-
terface to trigger digital video recording
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WRARTS DAS front panel graphical user interface.
The WRATS model was tested with the DAS at the Transonic Dynamics Tunnel at NASA Langley. Shown
below is the LabVIEW-based WRATS DAS front-panel graphical user interface.
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(DVR) systems.
DAS uses NI SCXI signal-condition-
ing hardware to power, amplify, and
anti-alias-filter the 64 channels of sam-
ple-and-hold time-correlated data at
sample rates up to 1,000 Hz. The
WRATS data system as a whole maxi-
mizes efficient tiltrotor aeroelastic test
practices at the TDT by allowing seam-
less integration of model swashplate
stik-stir excitation commands with data
acquisition capabilities and post-point
damping analysis. Following analysis,
the system reports key results to a MAT-
LAB-based data logging system for
archiving, organization, and reporting
of test results.
In addition to test efficiency, the sys-
tem improves the safety-of-flight envi-
ronment of the test process by calculat-
ing and monitoring critical model
loads, stress, and parameters in real
time during testing. In the event of un-
safe conditions or loads, audible, syn-
thesized voice alerts are provided to the
test crew in addition to visual display
cues on the WRATS Loads Monitor dis-
plays, which are networked with the
WRATS data system.
This work was done by David J. Piatak of
Langley Research Center. Further information
is contained in a TSP (see page 1). LAR-
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Breadboard Signal Processor for Arraying DSN Antennas 
The processors can be used to combine signals in interferometry and telecommunications.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A recently developed breadboard ver-
sion of an advanced signal processor for
arraying many antennas in NASA’s
Deep Space Network (DSN) can accept
inputs in a 500-MHz-wide frequency
band from six antennas. The next
breadboard version is expected to ac-
cept inputs from 16 antennas, and a fol-
lowing developed version is expected to
be designed according to an architec-
ture that will be scalable to accept in-
puts from as many as 400 antennas.
These and similar signal processors
could also be used for combining mul-
tiple wide-band signals in non-DSN ap-
plications, including very-long-baseline
interferometry and telecommunica-
tions. 
This signal processor performs func-
tions of a wide-band FX correlator and a
beam-forming signal combiner. [The
term “FX” signifies that the digital sam-
ples of two given signals are fast Fourier
transformed (F), then the fast Fourier
transforms of the two signals are multi-
plied (X) prior to accumulation.] In
this processor, the signals from the vari-
ous antennas are broken up into chan-
nels in the frequency domain (see fig-
ure). In each frequency channel, the
data from each antenna are correlated
against the data from each other an-
tenna; this is done for all antenna base-
lines (that is, for all antenna pairs). The
results of the correlations are used to
obtain calibration data to align the an-
tenna signals in both phase and delay.
Data from the various antenna fre-
quency channels are also combined and
calibration corrections are applied. The
frequency-domain data thus combined
are then synthesized back to the time
domain for passing on to a telemetry re-
ceiver. 
The inputs from the antennas are
preprocessed signals in an intermediate-
frequency (IF) band from 700 to 1,200
MHz. High-speed commercial off-the-
shelf analog-to-digital-converter (ADC)
integrated circuits sample the inputs to
8 bits at a rate of 1,280 MHz. The sam-
ple data are transmitted via fiber-optic
links to signal-processing boards in a
commercial high-performance, modu-
lar, digital chassis that conforms to an
industry standard known as the Ad-
vanced Telecommunications Architec-
ture (ATCA). The physical and electri-
cal characteristics of an ATCA chassis
are governed by a specification known
as PICMG 3.0 (wherein “PICMG” signi-
fies the PCI Industrial Computer Manu-
facturers Group and “PCI” signifies pe-
ripheral component interface). 
Mounted on each signal-processing
board are four field-programmable gate
array (FPGA) integrated-circuit chips
that are interconnected both on the
board and through the ATCA back plane
by serial links capable of operating at
speeds up to 2.5 Gb/s. Each FPGA chip
can be programmed, independently of
the other FPGA chips, to perform such
specific functions as implementing filter
banks to convert time-domain data to fre-
quency-domain data in frequency chan-
nels, wide- and narrow-band cross-corre-
lation, combining of the individual
frequency channels, and implementing
synthesizing filter banks for converting
frequency-domain data back to the time
domain. 
This work was done by Andre Jongeling,
Elliott Sigman, Kumar Chandra, Joseph
Trinh, Melissa Soriano, Robert Navarro,
Stephen Rogstad, Charles Goodhart, Robert
Proctor, Michael Jourdan, and Benno
Rayhrer of Caltech for NASA’s Jet Propulsion
Laboratory. Further information is contained
in a TSP (see page 1). NPO-43646
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This Block Diagram is a simplified representation the signal flow downstream of the inputs from two antennas. Each filter bank converts time-domain data
to frequency-domain data in 400 overlapping 1.25-MHz-wide frequency channels that span the IF range from 700 to 1,200 MHz. The combiner, synthesizer,
and receiver were undergoing development at the time of reporting the information for this article.
